Clocking and Clocked Storage Elements

نویسنده

  • Vojin G. Oklobdzija
چکیده

Clocking, Synchronous Systems, Asynchronous Systems, Clock Uncertainties, Clocked Storage Elements, Finite-State Machine, Clock Distribution.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Clocking and clocked storage elements in a multi-gigahertz environment

Clocking considerations and the design of clocked storage elements are discussed in this paper. We present a systematic approach for deriving a clocked storage element suitable for “time borrowing” and absorption of clock uncertainties. We explain how to compare different clocked storage elements with each other, and discuss issues related to power consumption and low-power designs. Finally, re...

متن کامل

Clocking in multi-GHz environment - Microelectronics, 2002. MIEL 2002. 23rd International Conference on

An overview of clocking and design of clocked storage elements is presented. Systematic design of Flip-Flop is explained as well as “time borrowing” and absorption of clock uncertainties. We show how should different clocked storage elements be compared against each other. The issues related to power consumption and low-power design are presented.

متن کامل

Issues in System on the Chip Clocking

Clocking considerations and clocked storage elements for System on a Chip are discussed. Various ways of SOC clocking are addressed. We discuss issues of particular importance for SOC such as “time borrowing” and absorption of clock uncertainties. Clock power savings techniques suitable for SOC are described.

متن کامل

Design and Analysis of Register Element for Low Power Clocking System

The register element (flip-flop) is a basic building block to design any clocking system, which consists of the clock distribution tree and flip-flops. A large portion of the on chip power is consumed by the clocking system the total power consumption of the clocking system depends on both clocking distribution tree and also the register elements (flip-flops). The power consumption of register ...

متن کامل

Edge-triggering vs. Two-phase Level-clocking

Level-clocked designs that employ a two-phase, nonoverlapping clocking scheme have the theoretical potential to operate up to twice as fast as edge-triggered designs. We have run experiments that demonstrate, however, that edge-triggering is often just as fast as two-phase clocking, and that the speed potential of two-phase clocking is generally not obtained except when the delay between any tw...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002